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Thermal analysis during the design process is an essential step towards the achievement of high reliability
in modern high density hybrid and integrated circuits. Thermal analysis is also essential for modern,
high density PCBs. Traditionally, a solution of the thermal problem is obtained by either the method
of finite differences or the method of finite elements. Both methods, however, require a fine 3-D
partition of the substrate, leading to large systems of linear equations the solution of which demands
substantial computing power provided by number crunching machines and/or powerful computer work-
stations.
The widespread use of personal computers, however, dictates the development of new approaches
to the thermal problems so that a design engineer can solve them in reasonable time with a PC. A new
treatment of steady-state thermal analysis combined with a layout editor is proposed in this paper,
which makes use of the analytical solution for the temperature distribution in a single-layer substrate
with heat sources on the surface, and having an isothermal bottom surface. In this way the mathematical
complexity of the problem is dramatically reduced allowing the thermal analysis of Multi Chip Modules
(M.C.M.s) and complex hybrid circuits with the use of a PC/XT or compatible.
I. INTRODUCTION
Thermal analysis tools have become of fundamental importance for the design of
high power hybrid and integrated circuits and also for modern high density PCBs.
The increasing demand for higher packing densities together with the use of modern
high power integrated circuits require the complete thermal analysis of packages
in order to ensure the selection of the proper substrate and the optimal location
of the components. Several tens of watts can be dissipated, by directly attaching
high power ICs onto ceramic substrates and/or heat spreaders, as for example in
the case of the so-called Multi Chip Modules (MCMs). The heat transfer in hybrid
circuits can take place by all three known mechanisms, i.e. conduction, convection,
and radiation. However, if the substrate is mounted on a heat sink, convective
heat transfer becomes negligible compared with that due to conduction. Further-
more, the effect of heat transfer by radiation is assumed to be included in the heat
transfer coefficient. Therefore, the steady-state heat transfer problem in hybrid
microcircuits may be solved by considering it to be one of pure heat conduction.
The standard way of solving this problem is the 3-D finite element method. This
method, however, requires the solution of large systems of linear equations which
is a very time consuming process especially on a small computer. As the circuit
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density rises, a finer 3-D grid must be used in order to approximate the solution
satisfactorily1. Thus, the higher the density of a hybrid microcircuit the larger the
system of linear equations to be solved, making more accute the computer time
problem. The originality of the present approach is to apply systematically principles
that have been used in numerous works2-9 for the last decade, in order to meet
the designer’s requirements for layout and subsequent thermal analysis of hybrid
circuits and MCMs, with the aid of a PC/XT.
The software package developed consists of two main modules: the layout editor
and the thermal analysis programme. The layout editor allows the layout of the
heat dissipating sources and the metal interconnecting paths, on a predefined grid
of, spacing 2, which appears on the monitor. After the completion of the layout
and during the storage procedure the conducting paths pattern is stored separately
from the pattern of the heat dissipating sources. The file where the latter has been
stored, contains the power density of all the cells of area ,,2, where 2 is the grid
spacing used during the layout. The layout editor has been developed in PASCAL
since this language offers a great variety of graphics subroutines.
The thermal analysis program uses as its input the power density distribution
extracted during the storage procedure of the layout geometry and calculates the
temperature distribution with the aid of the method which is discussed later. This
program has been developed in FORTRAN to take advantage of the higher pro-
cessing speed offered in conjunction with the presence of a 8087 coprocessor.
The results are kept in a file that is used as an input file to a commercial 3D
graphics package named ENER GRAPHICS for a quick qualitative inspection of
temperature distribution on the screen of the PC/XT. In any case the file can be
printed on the screen and/or a printer.
The flow chart of the complete software package developed in the framework
of the paper is shown in Fig. 1.
II. THE METHOD USED FOR THERMAL ANALYSIS
The proposed method is a numerical one but it offers a substantial reduction of
mathematical complexity in comparison to other numerical methods1-13, such as
finite elements or finite differences. This is because the method takes into account
the analytical form of the solution of the thermal problem. The method is described
in this section with the aid of arbitrary circuit shown in Fig. 2.
Line shaded areas on the top surface of the substrate represent heat producing
sources which may be either printed resistors and/or any active device. The black
area shown at the bottom surface represents a suitable heat sink which ensures an
isothermal bottom surface, at ambient temperature.
The following assumptions have been made:
a.] The rear (lower) surface of the substrate is kept at ambient temperature with
the aid of a heat sink. This is a realistic assumption for modern, high power hybrid
circuits.
b.] Thermal conductivity, k, of the substrate is independent of temperature, T and
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FIGURE The flow chart of the developed software package.
C.] A small and negligible heat transfer is taking place at the substrate edges. This
assumption is valid since the substrate thickness, t, is much smaller than its lon-
gitudinal dimensions L, La, i.e. << L, L.
d.] Heat transfer by radiation is accounted for by the heat transfer coefficient.
With these conditions, for any distribution of the power density P(X, Y) dissi-
pated at the upper surface, the steady-state temperature rise T(X, Y, Z) is given
by the solution of Laplace’s equation:
V2T 0 (1)
The boundary conditions associated with this equation are:
i. At Z t: T Tamb by assumption (a). Tamb is the ambient temperature.
ii. At X 0, X Lt: OT/Ox 0 and at Y 0, Y L2: OT/0y 0 by assump-
tion (c).
iii. At Z 0: OT/Oz f(X, Y) -P(X, Y)/k, where P(X, Y) is the heat flux98 J.N. AVARITSIOTIS AND G. ELEFTHERIADES
FIGURE 2 An arbitrary hybrid circuit (see text for details).
at the point (X, Y). This boundary condition accounts for the Fourier conduction
Law:
P(X, Y) k.2.VT (2)
where -Z is the outward unit vector normal to the upper surface of the substrate.
The Laplace equation will be solved with the well known technique of separation
of variables. In order to apply this method, it is necessary to evenly extend the
function f(X, Y) in the range IX < L1 and IYI < L2, as shown in Fig. 3, so that
f(X,Y) f(-X,Y) f(X, -V) f(-X, -V). (3)
The eigenvalues of the Laplace equation in cartesian coordinates are the following
complex exponentialsl4:
ejkxx, ejkyv, ejkzz (4)
where kx, ky, and kz are the unknown eigenvalues to be calculated. Since f(X, Y)
is even in the range IXI < L1 and IY[ < L:, the linear combination of the eigen-
functions
eJkxX eJkyY
generates the cosine functions cos(kxX) and cos(kyY). In relation to assumption
(c), i.e. no heat loss is taking place from the substrate edges, this provides the
corresponding eigenvalues, since: if sin(kxX) 0 at X 0, L1 then kx nn/L.
In the same way ky mr/L2. The general solution of the temperature distribu-
tion across the substrate can thus be represented on the basis of the eigenvectors
of $r2T 0 as:
T Tamb + E E Cnmej(nn/L’)xej(m"/L2)v sinh(knm(Z- t)) (5)
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FIGURE 3 Modification of the circuit in order to apply the proposed method.
for
O<X<L1
O_<Y_<L
and where:
The only unknown in the latter equation is the coefficient Cnm. It is worth noting
here that once Cnm has been evaluated for a given thermal density pattern, equation
(5) can provide the temperature distribution for any thickness, t, of the substrate
without it being necessary to re-evaluate coefficient Cnm. The orthogonality of the
eigenfunctions, i.e.
’21 if n m ei(n"/L)’e-i(m"/L)’ do9 [.0 otherwise (6)
applied to boundary condition (c), which takes the following form if equation (5)
is taken into consideration:
f(X, Y)= CnmeJ(nz/L’)XeJ(mz/L2)Yknmcosh(knmt) (7)
provides the following expression for Cnm
f_,, 2 f(XY)e-i(n/L)Xe-J(mrdLz)Y dXdY
L .l-L
Cnm (8)
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The numerator of equation (8) can be easily found by a 2-D Fast Fourier Trans-
form (FFT) which has complexity In[N], where N is the number of points used to
approximate the function f(X, y)15.
Subsequent substitution of the calculated coefficient Cm in equation (5) yields
the analytical solution of the thermal problem. For computer calculation a more
convenient form of equation (5) can be obtained by exploiting the symmetry of
(X, Y). This symmetry leads to the expression below for Cm:
L, L
f(X,Y) cos 11X
cos 22
Y
L L
knmLL cosh(knmt) (9)
Factor knm in the denominator of equation (9) assures that the product C,m
sinh(knm[Z t]) in equation 5 tends rapidly to zero, thus m.inimizing the number
of terms of Cnm which must be calculated in order to achieve the required accuracy
for the calculated temperature distribution.
The accuracy of the solution depends on the value selected for the grid spacing,
2, during the layout of the heat dissipation sources. Indicatively, grid spacing, 2,
should correspond to the smallest geometric feature (length or width) of the heat
dissipation sources.
Also, the obtained accuracy depends on the number of terms of Cnm that has
been decided to be summed. It may be worth noting here that when the size of
the heat source is much smaller than the substrate size, the number of terms of
Cnm that have to be summed in order to obtain an accurate results is relatively
high. For example in the case of 100mm 10mm substrate with a single lmm
lmm heat source, about 300 300 terms have to be summed in order to obtain
an accuracy of 86%, in relation to the solution obtained for the same problem
when 900 900 terms (and 1200 1200 terms) had been summed. From the
previous equation, it is apparent that the coefficient Cnm possesses the following
property:
Cnm C_nm Cn_m C_n_ (10)
Applying the property shown in (10) in equation (5), a convenient form is obtained
for the temperature distribution over the substrate:
T Tamb + C00 sinh(k00(Z- t)) +
+2 Cocos X sinh(ko(Z t)) +
n=l
+2 Corn cos Y sinh(kom(Z- t)) +
ml
+ 4 Cnm COS X cos
n=l m=lLAYOUT AND THERMAL ANALYSIS OF POWER DEVICES USING A PC/XT 101
Expression (11) involves no complex arithmetic and contains positive summation
indices only.
To perfect the transposition of the real problem into an homogeneous infinite
space, it is necessary to include the case in which thermal conductivity is temper-
ature dependent. This is true for materials like silicon, alumina, and beryllium
oxide. Kirchoff’s transform16 allows the calculation of a fictious temperature T*"
T* (1/ko) k(T) dT (12)
where T is the real temperature and k0 k(T0) is the thermal conductivity cor-
responding to the reference temperature To. This transform reduces the heat dif-
fusion equation 7{k(T).7T} 0 to the Laplace’s equation 72T* 0, with boundary
conditions applied to T* and/or to the normal derivative 0T* 0z. So the calculations
can be carried out as for a material with constant k as it has been assumed at the
beginning of this paper. The real temperature in the case of temperature dependent
thermal conductivity may then be deduced from T* applying the inverse transform
of equation (12).
III. THE LAYOUT EDITOR
The layout editor is a menu driven software package, developed in PASCAL,
which allows the graphical design of the masks required for the MCM or the hybrid
circuit under consideration. Moreover, the editor provides means of producing
hard copies of the masks on an x-y plotter (HITACHI-Model 672-XD). The layout
editor consists of a number of routines the most indicative of which are listed
below:
MAKEFRAME: plots the frame of the mask on the screen, independently of the
actual size of the substrate which has been introduced.
MAKEGRID" produces a grid on the screen, of a constant, 2, to facilitate the
movements and the accurate positioning of the cursor.
DRAWPATTERN" contains all the subroutines that are needed for the design of
the masks.
INDEX: fills up two tables one with the powerflow assigned to each cell of the
grid and another with the coordinates of the masks.
CURSOR and MOVECURSOR: allows for the creation of a cross-hair cursor on
the screen and the movement of it with the aid of the arrow keys.
PLOTMASK: transforms the data obtained from INDEX into graphs on a Hitachi
x-y plotter and it allows for a predefined ratio between the dimension of the plot
and the required real size. It allows for the plotting of single masks or the plotting
of one mask on the top of the other, i.e. conductor mask and resistor mask or
conductor mask and dies of IC’s.102 J.N. AVARITSIOTIS AND G. ELEFTHERIADES
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FIGURE 4 Percentile temperature differences against the edge of a square chip, for different substrate
thicknesses, t.
IV. IMPLEMENTATION
For such tasks as temperature calculations, thermal coupling evaluation and com-
ponent placement on the substrate the procedure is simple. It involves:
a] Layout of the power source distribution related to the adiabatic faces, and typing
through the keyboard the power dissipation values.
b] Layout of the conducting paths.
c] Plotting of the masks to the x-y plotter.
d] Temperature calculation according to eq. 11.
e] Temperature mapping in 3-D with the aid of ENER GRAPHICS.LAYOUT AND THERMAL ANALYSIS OF POWER DEVICES USING A PC/XT 103
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FIGURE 5 Percentile differences between the results obtained with the proposed method and the
model of 45, against the size of a square chip, and for different substrate thicknesses, t.
V. RESULTS
(a) The proposed method has been used for the thermal analysis in the case where
a single square chip having an edge of length, a, and a constant power dissipation
is attached to a substrate of thickness, t. More specifically the percentile difference
between the temperature of the geometrical centre of the chip, T, and that T2 of
the points of the chip lying on a circle of radius r < a/2 was examined as a function
of thickness, t, of the substrate, and length, a, of the edge of the chip. This analysis
would be very difficult to perform using conventional arithmetical methods which
would require very fine grids to achieve satisfactory resolution.
Results produced are shown in Fig. 4, for r a/3; for other values of r, the
curves obtained maintained similar shapes. It is apparent that the percentile dif-104 J.N. AVARITSIOTIS AND G. ELEFTHERIADES
FIGURE 6 Layout of 4 dice and the corresponding temperature distribution on the upper surface of
the ceramic substrate; the distance between them is X 5mm and Y 5mm. Maximum temperature
is seen to be 48C.
ference reduces with decreasing ratio t/a. In other words, for a given chip, the
temperature distribution becomes more uniform as the substrate thickness de-
creases. From a physical point of view this can be explained because as the thickness
of the substrate decreases, longitudinal transfer of heat becomes negligible and the
surface of the chip tends to become isothermal.
These results explain the discrepancies observed between temperature values,
at the center of a square chip of edge a which is attached to a ceramic substrate,
obtained with the use of the proposed method and the so-called model of 45 which
is widely used in hybrid thermal design when isotropic substrates are considered7,18.
The percentile difference of temperatures calculated by the two methods are
plotted in Fig. 4 against the length of the edge of an integrated circuit, for various
substrate thicknesses; it has been assumed that P/k 1. Fig. 5 shows that forLAYOUT AND THERMAL ANALYSIS OF POWER DEVICES USING A PC/XT 105
FIGURE 7 The 4 dice of Fig. 6 are 3mm; the temperature distribution on the upper surface of the
ceramic substrate shows a maximum of 54C.
relatively thick substrates temperature values, for the center of the chip, calculated
with the 45 model are more than 30% lower, for a wide range of a, in comparison
to the ones obtained by the proposed method; which are in full agreement with
the results found by the analytical solution 19.
(b) The software package developed in the framework of the present study has
also been used in the case of four dice of ICs, positioned on a ceramic substrate,
in order to show the temperature distribution on the surface of the substrate, as a
function of the distance between the dice. To perform the calculation it has been
assumed that:
a] the dice are squares of edge a 3mm,
b] power density on the dice is 3W/mm2,
c] the ceramic substrate has a thickness of t lmm, and a thermal conductivity
of 25W/(m2K).
It is worth noting that the calculated temperatures are the differences between
actual temperature values at a certain point at/or in the substrate, and the tem-
perature of the heat sink which is assumed to be attached onto the ceramic substrate.
The results of this latter exercise are shown in Figs. 6-9. Please note that the
maximum temperatures calculated are indicated in the corresponding figure leg-
ends. From these figures it is apparent that the temperature in the middle of each
die increases from 48C, above the heat sink temperature, to 81C, when the dice
are brought in contact from an initial distance of 5mm. Fig. 10 shows similar results
for different numbers of chip dissipating power as in the previous case, and which
are attached symmetrically on to a ceramic substrate.
(c) Finally, results are presented for a relatively complex hybrid circuit consisting106 J.N. AVARITSIOTIS AND G. ELEFTHERIADES
FIGURE 8 The dice of Fig. 6 are lmm apart; the maximum temperature is now 61C.
FIGURE 9 The dice of Fig. 8 are zero mm apart; the maximum temperature, on the upper surface
of the substrate, is 81C.LAYOUT AND THERMAL ANALYSIS OF POWER DEVICES USING A PC/XT 107
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FIGURE 10 Calculated maximum temperature values at the center of dice against the distance between
them, and as a function of the number of dice positioned on the substrate in a symmetrical manner.
of one metal layer and one resistor layer. The layout, which was accomplished
with the aid of our layout editor, is shown in Fig. ll(b). The temperature distri-
bution profile, at the surface of the ceramic substrate which contains the resistors,
has been calculated with the aid of the method of thermal analysis already discussed,
and is shown in Figure ll(a).
The assumptions made for these calculations are listed below:
substrate dimensions:
minimum resistor width:
thermal conductivity of the substrate"
17mm x 15mm x 0.5mm
lmm
25W/(mK)108 J.N. AVARITSIOTIS AND G. ELEFTHERIADES
FIGURE ll(a) Temperature distribution profile of the thick film circuit shown in Fig. ll(b).
h parameter:
power dissipation density:
ambient temperature:
1 x 107W/(m2K)
lW/mm
25C
The maximum temperature calculated was 28C above ambient. Incidentally the
time required for the calculations and the presentation on the screen of the tem-
perature profile was 4 min, using the 8087 co-processor in the computer. It may
be worth noting that in the absence of the co-processor the time required for the
solution of the previous problem was approximately 10 mins.
The high value for the parameter h, is indicative of the presence of a heat sink
which keeps the temperature at the bottom surface of the ceramic substrate at the
ambient temperature. However, if h 50 for example, the computed results show
a temperature distribution profile with maximum temperature calculated to be
454C above ambient.
VI. CONCLUSIONS
A method for layout and thermal analysis of hybrid and Multi Chip Modules
attached to a heat sink has been presented which can handle complex circuits with
FIGURE ll(b) Thick film circuit layout. (Black areas are conductors, shaded areas are resistors.)LAYOUT AND THERMAL ANALYSIS OF POWER DEVICES USING A PC/XT 109
relatively reduced mathematical complexity. It is intended for the thermal analysis
of plane structures most often encountered in semiconductor assemblies in the field
of power electronics.
Results have been presented which show that the proposed method is capable
of producing an estimation of temperature distributions in arbitrary circuits with
the use of a personal computer. It seems to be suitable for the CAD of power
electronic devices with respect to thermal aspects like computation of temperature
values at sensitive points on the substrate, evaluation of the minimum distance
between power dissipating components at the substrate surface and characterization
of substrates.
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